A novel purely VCO-based architecture for a second-order ΔΣ ADC is presented. The proposed architecture achieves in-band second-order quantisation noise shaping. The proposed ADC is highly digital and well suited for design in scaled technologies. The architecture has been validated with MATLAB Simulink based models.
Introduction: VCOs have drawn a lot of attention from data converter community recently [1] [2] [3] [4] [5] . A VCO acts as an integrator in phase domain and can form a basic building block in time-domain ADCs, similar to operational transconductance amplifiers (OTAs) in traditional voltage-domain ADCs. Due to the highly digital nature of VCOs, they are well suited for design in advanced technologies. In addition, VCO quantisation noise depends on transistor delay and reduces with technology scaling, thus providing a strong incentive to use VCO-based timedomain ADCs in advanced technology nodes. However, unlike OTA-based ΔΣ ADCs, higher-order time-domain ΔΣ ADCs cannot be built by cascading multiple VCOs. This is because if multiple VCOs are cascaded, the overall quantisation noise is dominated by the first stage and is only first-order shaped. Thus, VCOs have mostly been used to design first-order ΔΣ ADCs and higher-order noise shaping has been achieved by using OTAs in conjunction with VCO. Yeonam et al. [4] has reported a purely VCO based second-order ΔΣ ADC. A PLL-based ΔΣ ADC is reported in [5] which achieves second-order noise shaping using a passive loop filter. In this Letter, we propose a novel architecture to achieve second-order ΔΣ using VCOs without requiring OTAs or other complicated analogue components. Compared with [4] , the proposed architecture reduces the number of DACs. The proposed architecture requires a much smaller area than [5] as no passive loop filter is used. In addition, the ADC in [5] achieves second-order noise shaping between the pole and zero frequencies of the loop filter and not at low frequency. This is in contrast to the proposed architecture which shapes the entire in-band noise to second-order and thus has a lower in-band noise floor than [5] . The proposed technique can be extended to build higher-order (>2) VCO-based ΔΣ ADCs.
ADC architecture: The architecture of the proposed ADC can be understood by taking a look at PLL behaviour. Under locked condition, if a phase/frequency shift is introduced in the VCO, the PLL will change the VCO control voltage to correct the shift. Extending this idea, if a sinusoidal voltage is injected into the VCO of a locked PLL, the control voltage will be another sinusoidal voltage shifted in phase by 180°, provided the frequency of the injected signal is lower than the PLL bandwidth. If the control voltage is digitised, the PLL can act as an ADC with the injected signal as the input and the digitised control voltage as the output of the ADC. This idea forms the basis of the architecture presented in this Letter. Fig. 1 shows the architecture of the proposed ADC. The architecture is structurally equivalent to a digital PLL (DPLL). A time-to-digital converter (TDC) acts as the phase/frequency detector (PFD) and digitises the phase difference between the VCO and the reference signal, which is assumed to have a phase of 0. A first-order noise-shaping TDC (NS-TDC) is used in this architecture. The NS-TDC is built using a ring current-controlled oscillator (CCO). The output of the NS-TDC is quantised and added with the input signal (V in ) through a multi-bit DAC and fed to the VCO.
Mathematically, the operation of the proposed architecture can be written as
where T s is the sampling period, G is the DAC gain and α is the PFD gain. It can be seen from (1) that the low-frequency quantisation noise from the TDC is second-order shaped. This is different from the technique of [5] which has first-order noise shaping at low frequencies and second-order noise shaping between the pole and zero frequencies of the passive loop filter. Thus, the proposed technique has better in-band noise floor than the technique of [5] . The pole frequency in the passive loop filter in [5] cannot be set too low to improve the in-band noise floor as a lower pole frequency requires larger filter area as well as higher VCO gain which will result in more power consumption. Compared with [4] , fewer DACs are required for the proposed technique which results in lower hardware complexity. The tail current to the SRO switches between two current levels I H and I L depending on the input to the SRO. By operating the CCOs at only two frequencies, a high linearity from the SROs is ensured.
The output of the TDC is obtained after digital differentiation (1 − z −1 ) using XOR gates. In addition to shaping the quantisation noise, the differentiation also ensures that the static mismatch in the multi-bit unit-element DAC is shaped to the first order [1] . Thus, the TDC exhibits an intrinsic data-weighted averaging behaviour.
Simulation results: The proposed architecture is modelled in MATLAB Simulink with a 15-stage SRO. It is assumed that the SRO as well as the VCO has a free-running oscillation frequency of 1 GHz and K v1 = K v2 =100 MHz/V. An input signal of 170 mV peak-peak at a frequency of 93 KHz is differentially injected into the VCOs. Quantisation noise is the sole source of noise in the model. The ADC output is sampled at a frequency of 100 MHz. A 2 16 point FFT of the ADC output is plotted in Fig. 3 . The second-order quantisation noise shaping can be clearly seen, thus validating the proposed architecture. The ADC has an SNDR of 81.6 dB at an OSR of 32. 
